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Background
Discussion
•Microelectronic industry has scaled the 
transistor feature size from 10µm in 1975 
to almost 22nm in 2014 to improvise on 
cost, performance and power consumption.
•As the scaling continues, a material 
compatible with the sub-10nm regime 
would be of great interest that can preserve 
the MOSFET principles giving better 
performance.
•Graphene and Graphene oxide being 
compatible with each other can foresee 
transistor devices of the smallest possible 
dimensions.
The semiconductor industry scaled down 
feature size  over the years through the 
following technologies [2]:
 Bulk type-A technology in which the 
source and drain terminals are diffused 
inside the bulk with an ideal gate contact 
separated by a dielectric material.
 SOI (Silicon On Insulator)- Use of a 
layered silicon–insulator–silicon substrate in 
place of a conventional silicon substrate to 
improve the performance.
 FinFET - The conducting channel is 
wrapped by a thin silicon fin forming the 
body of the device with the thickness 
defining the effective channel length of the 
device.
Figure 1: Bulk ,SOI and FinFET  layout
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Figure 2: 65nm technology node a)layout; b)doping 
level; c)Electron concentration; d)DC 
characteristics –Vgs VS Id
• Simulation of 
graphene based 
transistor is 
performed using 
COMSOL 
Multiphysics
software 
(semiconductor 
module) in which 
modeling of a 2D 
MOSFET device is 
used. 
• The solution for the 
transistor DC 
characteristics, turn-
on voltage, 
concentrations of 
electrons and holes 
and doping profiles. 
• Finite element 
method was utilized 
for the physical 
calculations in 
correspondence 
with the initial and 
boundary 
conditions.
The boundary conditions for the layout are from 
PTM(Predictive Technology Models)  and the effective gate  
length of the channel is calculated as
Leff = Ldrawn – 2lint
However after 2006 with further scaling of transistor sizes, the 
formula was modified taking into account the proximity effect 
for the lithography process, the equation now being: 
Leff = Ldrawn + xl – 2lint
xl – proximity length parameter
Conclusion and further research
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